Follow
Jagdish Sabarad
Jagdish Sabarad
Systems Engineering Technical Fellow, Avanos
No verified email
Title
Cited by
Cited by
Year
A reconfigurable accelerator for neuromorphic object recognition
J Sabarad, S Kestur, MS Park, D Dantara, V Narayanan, Y Chen, ...
17th Asia and south pacific design automation conference, 813-818, 2012
352012
Emulating mammalian vision on reconfigurable hardware
S Kestur, MS Park, J Sabarad, D Dantara, V Narayanan, Y Chen, ...
2012 IEEE 20th International Symposium on Field-Programmable Custom …, 2012
342012
An FPGA-based accelerator for cortical object classification
MS Park, S Kestur, J Sabarad, V Narayanan, MJ Irwin
2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), 691-696, 2012
172012
Fault Tolerant Signal Processing for Nano-scale VLSI Circuit Technology
WK Jenkins, C Radhakrishnan, S Pal, J Sabarad
Signals, Systems and Computers, 2006. ACSSC '06. Fortieth Asilomar …, 2006
12006
Programmable Accelerators for Brain Inspired Vision
VN S Kestur, J Sabarad, MS Park, K Irick
3rd Workshop on SoCs, Heterogeneous Architectures and Workloads (SHAW-3), 6, 2012
2012
Control Architecture for 30MHz Linear Imaging Array
RL Tutwiler, JP Stitt, KK Shung, Q Wu, TA Ritter, X Yang, J Sabarad
ASME Pressure Vessels and Piping Conference 16974, 143-154, 2003
2003
Software control architecture for characterization of a 48-element 30-MHz linear array
YO Chen, TA Ritter, J Sabarad, KK Shung, RL Tutwiler, Q Wu
Medical Imaging 2001, 523-534, 2001
2001
The system can't perform the operation now. Try again later.
Articles 1–7